avionic design with actual uboot and tooling

submodule of avionic design uboot bootloader and with included tools to
get you started , read readme.md and readme-tk1-loader.md
This commit is contained in:
2026-03-03 21:46:32 +02:00
parent fe3ba02c96
commit 68d74d3181
11967 changed files with 2221897 additions and 0 deletions

View File

@@ -0,0 +1,29 @@
#
# Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
#
# SPDX-License-Identifier: GPL-2.0+
#
if VENDOR_CONGATEC
choice
prompt "Mainboard model"
optional
config TARGET_CONGA_QEVAL20_QA3_E3845
bool "congatec QEVAL 2.0 & conga-QA3/E3845"
help
This is the congatec Qseven 2.0 evaluation carrier board
(conga-QEVAL) equipped with the conga-QA3/E3845-4G SoM.
It contains an Atom E3845 with Ethernet, micro-SD, USB 2,
USB 3, SATA, serial console and HDMI 1.3 video out.
It requires some binary blobs - see README.x86 for details.
Note that PCIE_ECAM_BASE is set up by the FSP so the value used
by U-Boot matches that value.
endchoice
source "board/congatec/conga-qeval20-qa3-e3845/Kconfig"
endif

View File

@@ -0,0 +1,12 @@
if TARGET_CGTQMX6EVAL
config SYS_BOARD
default "cgtqmx6eval"
config SYS_VENDOR
default "congatec"
config SYS_CONFIG_NAME
default "cgtqmx6eval"
endif

View File

@@ -0,0 +1,6 @@
CGTQMX6EVAL BOARD
M: Otavio Salvador <otavio@ossystems.com.br>
S: Maintained
F: board/congatec/cgtqmx6eval/
F: include/configs/cgtqmx6eval.h
F: configs/cgtqmx6eval_defconfig

View File

@@ -0,0 +1,10 @@
#
# Copyright (C) 2007, Guennadi Liakhovetski <lg@denx.de>
#
# (C) Copyright 2011 Freescale Semiconductor, Inc.
# (C) Copyright 2013 Adeneo Embedded <www.adeneo-embedded.com>
#
# SPDX-License-Identifier: GPL-2.0+
#
obj-y := cgtqmx6eval.o

View File

@@ -0,0 +1,74 @@
U-Boot for the Congatec QMX6 boards
This file contains information for the port of U-Boot to the Congatec
QMX6 boards.
1. Building U-Boot
------------------
- Build U-Boot for Congatec QMX6 boards:
$ make mrproper
$ make cgtqmx6eval_defconfig
$ make
This will generate the following binaries:
- SPL
- u-boot.img
2. Flashing U-Boot in the SPI NOR
---------------------------------
Copy SPL and u-boot.img to the exported TFTP directory of the
host PC (/tftpboot , for example).
=> sf probe
=> setenv serverip <server_ip_address>
=> setenv ipaddr <board_ip_address>
=> tftp 0x12000000 SPL
=> sf erase 0x0 0x10000
=> sf write 0x12000000 0x400 0x10000
=> tftp 0x12000000 u-boot.img
=> sf erase 0x10000 0x70000
=> sf write 0x12000000 0x10000 0x70000
Reboot the board and the new U-Boot should come up.
3. Booting from the SD card
---------------------------
- Flash the SPL image into the SD card:
sudo dd if=SPL of=/dev/mmcblk0 bs=1k seek=1; sync
- Flash the u-boot.img image into the SD card:
sudo dd if=u-boot.img of=/dev/mmcblk0 bs=1k seek=69; sync
- Insert the SD card into the big slot.
The boot medium of Congatec QMX6 boards is the SPI NOR flash, so boot
the board from SPI first.
It is also possible to boot from the SD card slot by using the 'bmode'
command:
=> bmode esdhc4
And then the U-Boot from the big slot will boot.
Note: If the "bmode" command is not available from your pre-installed U-Boot,
these instruction will produce the same effect:
=> mw.l 0x20d8040 0x3850
=> mw.l 0x020d8044 0x10000000
=> reset

File diff suppressed because it is too large Load Diff

View File

@@ -0,0 +1,3 @@
dsdt.aml
dsdt.asl.tmp
dsdt.c

View File

@@ -0,0 +1,28 @@
if TARGET_CONGA_QEVAL20_QA3_E3845
config SYS_BOARD
default "conga-qeval20-qa3-e3845"
config SYS_VENDOR
default "congatec"
config SYS_SOC
default "baytrail"
config SYS_CONFIG_NAME
default "conga-qeval20-qa3-e3845"
config SYS_TEXT_BASE
default 0xfff00000 if !EFI_STUB
default 0x01110000 if EFI_STUB
config BOARD_SPECIFIC_OPTIONS # dummy
def_bool y
select X86_RESET_VECTOR if !EFI_STUB
select INTEL_BAYTRAIL
select BOARD_ROMSIZE_KB_8192
config PCIE_ECAM_BASE
default 0xe0000000
endif

View File

@@ -0,0 +1,7 @@
congatec EVAL20-QA3-E3845
M: Stefan Roese <sr@denx.de>
S: Maintained
F: board/congatec/conga-qeval20-qa3-e3845
F: include/configs/conga-qeval20-qa3-e3845.h
F: configs/conga-qeval20-qa3-e3845_defconfig
F: arch/x86/dts/conga-qeval20-qa3-e3845.dts

View File

@@ -0,0 +1,8 @@
#
# Copyright (C) 2015, Google, Inc
#
# SPDX-License-Identifier: GPL-2.0+
#
obj-y += conga-qeval20-qa3.o start.o
obj-$(CONFIG_GENERATE_ACPI_TABLE) += dsdt.o

View File

@@ -0,0 +1,13 @@
/*
* Copyright (C) 2016, Bin Meng <bmeng.cn@gmail.com>
*
* SPDX-License-Identifier: GPL-2.0+
*/
/* Power Button */
Device (PWRB)
{
Name(_HID, EISAID("PNP0C0C"))
}
/* TODO: Need add Winbond SuperIO chipset W83627 ASL codes */

View File

@@ -0,0 +1,31 @@
/*
* Copyright (C) 2016 Stefan Roese <sr@denx.de>
*
* SPDX-License-Identifier: GPL-2.0+
*/
#include <common.h>
#include <winbond_w83627.h>
#include <asm/gpio.h>
#include <asm/ibmpc.h>
#include <asm/pnp_def.h>
int board_early_init_f(void)
{
/*
* The FSP enables the BayTrail internal legacy UART (again).
* Disable it again, so that the Winbond one can be used.
*/
setup_internal_uart(0);
/* Enable the legacy UART in the Winbond W83627 Super IO chip */
winbond_enable_serial(PNP_DEV(WINBOND_IO_PORT, W83627DHG_SP1),
UART0_BASE, UART0_IRQ);
return 0;
}
int arch_early_init_r(void)
{
return 0;
}

View File

@@ -0,0 +1,14 @@
/*
* Copyright (C) 2016, Bin Meng <bmeng.cn@gmail.com>
*
* SPDX-License-Identifier: GPL-2.0+
*/
DefinitionBlock("dsdt.aml", "DSDT", 2, "U-BOOT", "U-BOOTBL", 0x00010000)
{
/* platform specific */
#include <asm/arch/acpi/platform.asl>
/* board specific */
#include "acpi/mainboard.asl"
}

View File

@@ -0,0 +1,9 @@
/*
* Copyright (C) 2015, Google, Inc
*
* SPDX-License-Identifier: GPL-2.0+
*/
.globl early_board_init
early_board_init:
jmp early_board_init_ret