avionic design with actual uboot and tooling
submodule of avionic design uboot bootloader and with included tools to get you started , read readme.md and readme-tk1-loader.md
This commit is contained in:
25
u-boot/arch/arm/include/asm/arch-tegra114/sysctr.h
Normal file
25
u-boot/arch/arm/include/asm/arch-tegra114/sysctr.h
Normal file
@@ -0,0 +1,25 @@
|
||||
/*
|
||||
* Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0
|
||||
*/
|
||||
|
||||
#ifndef _TEGRA114_SYSCTR_H_
|
||||
#define _TEGRA114_SYSCTR_H_
|
||||
|
||||
struct sysctr_ctlr {
|
||||
u32 cntcr; /* 0x00: SYSCTR0_CNTCR Counter Control */
|
||||
u32 cntsr; /* 0x04: SYSCTR0_CNTSR Counter Status */
|
||||
u32 cntcv0; /* 0x08: SYSCTR0_CNTCV0 Counter Count 31:00 */
|
||||
u32 cntcv1; /* 0x0C: SYSCTR0_CNTCV1 Counter Count 63:32 */
|
||||
u32 reserved1[4]; /* 0x10 - 0x1C */
|
||||
u32 cntfid0; /* 0x20: SYSCTR0_CNTFID0 Freq Table Entry */
|
||||
u32 cntfid1; /* 0x24: SYSCTR0_CNTFID1 Freq Table End */
|
||||
u32 reserved2[1002]; /* 0x28 - 0xFCC */
|
||||
u32 counterid[12]; /* 0xFD0 - 0xFxx CounterID regs, RO */
|
||||
};
|
||||
|
||||
#define TSC_CNTCR_ENABLE (1 << 0) /* Enable */
|
||||
#define TSC_CNTCR_HDBG (1 << 1) /* Halt on debug */
|
||||
|
||||
#endif /* _TEGRA114_SYSCTR_H_ */
|
||||
Reference in New Issue
Block a user